Visit Kane Computing's Web Site
 

 

Sundance DSP/FPGA/Software News

Please look at the exciting new products and news below.

PRODUCTS

  • 3L Diamond Multiprocessor RTOS
  • PARS Multi-DSP/FPGA Design Tool for Simulink
  • 1GSPS Communications Development Platform SMT8121
  • Virtex-5 SX9ST FPGA Platform SMT351T
  • RASS Reconfigurable Accelerating Scalable Supercomputing Solution
  • 'Radio Giga' Cross Technology Platform (XTP)
  • PXI Express High Performance Modular I/O (SMT7xx)
  • PXI Express Peripheral Module Dual 2GHz ADC (SMT702)
  • Fast Fourier Transform Library for SMT702
  • JPEG Core now available for Sundance platforms

  3L Diamond Multiprocessor RTOS

3L Diamond is an extremely powerfull, easy to use, multiprocessor design environment that supports complex DSP and FPGA design. The low latency multiprocessor communications and synchronisation between tasks are automatically created by 3L Diamond. 3L Diamond supports a wide range of Sundance processing modules and key Lyrtech products.

3L Diamond
View more information

  PARS Multi-DSP/FPGA Design Tool for Simulink

PARS (Parallel Application from Rapid Simulation) enables application designers to generate system target code from a Simulink model. Created as a value-add companion to The MathWorks model-based design flow, PARS boasts multiple design wins and also supports The MathWorks RTW-EC and HDLCoder. PARS generates a single application from a single Simulink model which will contain the entire code of the DSPs, and FPGAs in the system including all the communication with built-in synchronisation between Host processor, DSPs and FPGAs. PARS software development environment was named winner of the prestigious Software Design category at the Institution of Engineering and Technology's (IET) Innovation Awards 2008.

Take a tour of the PARS environment here.

PARS

 

1GSPS Communications Development Platform SMT8121

The SMT8121 is a modular system comprising e2V's AT84AD001BCTD Dual 8-bit Gsps ADC, multiple Xilinx Virtex II Pro and Virtex 4 FPGAs, TI C64 DSP and DAC technology from Fujitsu. Used for multi-carrier/multi-standard cellular systems, high direct-IF infrastructures, radar systems and test equipment the SMT8121 provides two input and two output channels each sampling at 1Gsps.

SMT8121

More information

 

Virtex-5 SX9ST FPGA Platform SMT351T

Designed to be integrated into a wide range of modular systems the SMT351T features the Virtex-5 SX9ST device that includes 640 Xilinx XtremeDSP slices capable of delivering up to 352 GMACs of DSP performance. The FPGA has direct access to 2GBytes of DDR2 RAM and a configuration PROM enables the module to be used standalone. FPGA configuration can be made from a connected DSP module. It is supported by an array of connectors and interfaces including four RSL (Rocket to Serial Link) connectors for data transfer rates of up to 2.5GB/s, LVDS connections for high speed parallel connections, LVTTL and 3 x 20 way SLB connectors.

SMT351T
More information

 

RASS Reconfigurable Accelerating Scalable Supercomputing Solution

At the heart of RASS are banks of tightly coupled Xilinx Virtex-5 FPGAs that include 640 Xilinx XtremeDSP slices capable of delivering up to 352 GMACs of performance. Sitting on a carrier, multiple FPGAs can be connected via a Rocket Serial Link (RSL) I/O interface and the architecture is adaptable to different applications and computation demands. Over 20 different daughter card and processing fabric combinations are available. By exploiting parallel processing techniques and modular design, the RASS delivers a small foot print, energy efficient, high density solution to applications in the capital markets, life sciences, National Laboratories and computational fluid dynamcis (CFD).

RASS
More information

 

'Radio Giga' Cross Technology Platform (XTP)

Designed for applications such as 3G/4G Radio, Wireless infrastructure applications, Broadband cable modem head-end systems and Software Defined Radio (SDR), Radio Giga provides designers with a cross technology platform (XTP) that is user configurable by processing fabric, architecture, comms ports and protocol. With an operating frequency of 1GHz and 2MB on-chip level 2 cache each, the dual C6455 TI 1GHz DSPs deliver the highest fixed point processing power in the C6000 family.  Design support is available from TI’s Code Composer StudioTM and 3L’s Diamond multiprocessor tool suite, and Radio Giga’s hardware conforms to the Texas Instruments Module (TIM) standard.

 

RADIO GIGA
More information

 

PXI Express High Performance Modular I/O (SMT7xx)

The SMT7xx series covers more than 25 modular PXI Express DSP/FPGA solutions. It provides 8-lanes of PXI Express and high density Xilinx Virtex-5 LXT FPGA devices optimised for logic and serial I/O. The generic product building block for the 7 series is the SMT700 that introduces extreme FPGA acceleration to the PXI Express standard. The SMT700 features a Xilinx Virtex-5 FPGA with connectors for serial interfaces, Gigabit Ethernet and fibre optic modules....amongst others.

SMT700
More information

 

PXI Express Peripheral Module Dual 2GHz ADC (SMT702)

The SMT702 is a dual ADC PXI Express Hybrid Peripheral Module based on the SMT7xx series. It provides 2 channels of 3GHz ADCs that can be combined to deliver 6 GSPs.

SMT702
More information

 

Fast Fourier Transform Library for SMT702

The portfolio of Dillon FFT libraries are now available on the Sundance SMT702 dual ADC PXIe module. Area efficient, Dillon's FFT cores occupy fewer FPGA logic resources in terms of XtremeDSP slices and BRAMs than comparable off-the-shelf FFT cores. Dillon's IEEE-754 Floating Point FFT core sustains a rate of up to 250Msps to deliver a 36 percent faster performance versus comparable cores. By offering a FFT length up to 64M points, Dillon's core sets the industry benchmark.

FFT
More information

 

JPEG Core now available for Sundance platforms

Cadre's CT-JPEG04 core is now available across a range of Sundance's modular DSP FPGA multiprocessor hardware solutions.  Based on the JPEG ISO/IEC IS 110918-1 standard image-compression algorithm, the core compresses images of 1280 x 1024 pixels resolution at a rate of 500 frames/sec and can sustain an input of one 8 bit pixel every 660MHz.  This level of performance makes the solution ideally suited to applications where images are either analyzed on the fly or stored for later reference and analysis.

Provided with a ModelSim evaluation model the core will be initially available on Sundance’s Digital Video Infrastructure Platform (DVIP) that offers developers a complete, integrated solution for digital video development.

Built on Sundance’s modular and infinitely-scalable multiprocessing concept, the DVIP leverages the performance and flexibility of two TI TMS320C6455 digital signal processors (DSP) and a TMS320DM642 DSP-based digital media processor. The 1GHz C6455 DSPs allow multiple processors to be connected via a Serial Rapid I/O (SRIO) interface and the DVIP incorporates Xilinx Virtex-4 FX60 FPGAs that are the implementation target for Cadre’s CT-JPEG04 core.

DVIP
More information

JPEG Core


This eNews is published by Kane Computing Ltd, distributors of DSP/FPGA, Broadcast, Image Processing, Machine Vision, Audio/Video Compression and Telecommunications Solutions.

Kane Computing Ltd respects your online time and privacy. We only send this eNews to our customers and people who have signed up to receive it, however, if you would prefer not to receive future issues of eNews, you may unsubscribe by sending an email to unsubscribe@kanecomputing.com, placing unsubscribe in the 'Subject' line.

If you have received this eNews forwarded from a colleague or friend, you may subscribe yourself by emailing sales@kanecomputing.com and placing ‘Subscribe – DSP ’ in the ‘Subject’ line.

Copyright: Kane Computing Ltd 2008