Kane Computing Ltd - Home Page
Kane Computing Ltd
Javascript DHTML Drop Down Menu Powered by dhtml-menu-builder.com
Line Search:
Quick Product Finder
Products by Supplier
News
What's this?
Customer Success Stories
Press Releases
eNews (subscribe to enews)

Registered in England No: 4264387
Registered Office:
c/o Bulcock & Co. 10 The Bull Ring, Northwich, Cheshire, CW9 5BS, UK.

Kane Computing Ltd,
Suite I, Ascot Court,
71-73 Middlewich Road,
Northwich,
Cheshire, CW9 7BP
United Kingdom
Tel: +441606351006
Fax: +441606351007
Email: Sales-Support-Marketing
©Copyright: KCL 1986-2012

Federation of Small Businesses

PROCe III PCIe x4 Computation Accelerator
PROCeIII

Features

  • Stratix III 80E, 110E, 260E, 150L or 340L FPGAs
  • 4-lane PCI Express (PCIe x4) host interface
  • Five level memory structure (supports 16.5 GB+)
  • Supports 2 PROCe III Daughter Boards:
    Camera Links, User's Ethernet and other interfaces
  • Typical system frequencies: 150-350 MHz
  • Flexible clocking system
  • Volatile and non volatile design security
  • Supported by GiDEL's PROC Developer's Kits
  • Option for Ethernet stand-alone mode
Ordering Info: Part No. Please Call

Description

The PROCe III™ system provides a high-capacity, high-speed FPGA-based platform fortified with high throughput and massive memory resulting in a powerful and highly flexible system. The PROCe III can be hosted via 4-lane PCI Express. The performance, memory and add-on daughter boards' flexible architecture enable the system to meet almost any computation needs. In addition to 512MB onboard memory, two SODIMM sockets provide up to 8GB of memory or additional connectivity and logic. Abundant memory conjoined with fast PCIe connection enable strong co-processing between a standard PC operating system and the FPGA acceleration. The PROCe III system, with GiDEL's PROCDeveloper's Kit and PROC_HILS tools, offers an incredible performance yet supports quick implementation of your unique design. It is done by eliminating the need for a high-speed board design, a PCI Express application driver, board constraints and environment FPGA code. The generated HDL code enables high throughput, easy-to-use parallel access to large memories. As a result, designers can focus on their proprietary value-added design. User designs may be in HDL, C-based, Simulink (graphical design) or any combination of them.

Related Products

Line

Downloads

PDF Datasheet (PDF 277KB)

Links

Web Page GiDEL's web site

Line